Topics covered in this whitepaper
- Planning for timing closure.
- The vendor tools do a remarkably good job at design compilation for the general case but sometimes they can fall short.
- Why is timing closure so difficult for the vendor FPGA compilation tools?
- What to do if you cannot achieve timing closure?
- How does the InTime timing closure tool help?