[vc_row row_type=”row” stretch_row_type=”no” css=”.vc_custom_1484623020079{margin-top: 20px !important;}”][vc_column][vc_column_text css=”.vc_custom_1486601708212{padding-top: 50px !important;}”]<\/p>\n
[\/vc_column_text][\/vc_column][\/vc_row][vc_row row_type=”row” stretch_row_type=”no”][vc_column][vc_column_text]<\/p>\n
<\/p>\n
Department of Electrical Engineering at the National University of Singapore speeds up VHDL development with Cloud Compile\u2122<\/strong><\/p>\n Singapore, November 1, 2011<\/strong> \u2013 Plunify<\/a> Pte <\/a>Ltd<\/a>, a provider of cloud computing solutions for semiconductor chip design, and Sigasi<\/a> nv<\/a>, the premier supplier of intelligent tools for hardware design, announce a joint collaboration to enable Electrical Engineering students and researchers at the National University of Singapore greater ease of use and security in how they develop integrated circuits.<\/p>\n Previously, the only available means for running digital logic simulations was to spent hours first downloading and then installing a multi-gigabyte software package. This method was not only time-consuming and error-prone, but also required significant disk space, CPU and memory on the user\u2019s computer. Furthermore, the code development software lacked features for efficient, optimized design entry.<\/p>\n Using the Sigasi VHDL editor containing powerful features like type-time compilation, hardware designers can now find bugs, add functionality to existing projects and enable design reuse in a clearer, more user-friendly manner that greatly improves productivity. Integrated with the Plunify Cloud Compile\u2122<\/strong>remote simulation and compilation platform, designers can then proceed seamlessly to test their designs. 128-bit AES encryption with asymmetric key pairs and SSL transmission technology ensure user data confidentiality. Especially at times of peak demand for design software and IT resources, designers can now securely offload simulation tasks to a dedicated data center, resulting in faster development cycles.<\/p>\n \u201cThis solution provided by Sigasi and Plunify greatly simplifies the VHDL development process for our students and researchers,\u201d said Dr. Akash Kumar, Assistant Professor, Department of Electrical Engineering, National University of Singapore.<\/p>\n \u201cPlunify\u2019s cloud computing features complements Sigasi\u2019s platform well and makes it very easy for hardware designers to get started with their designs,\u201d said Philippe Faes, CEO of Sigasi. \u201cWe are thrilled to provide this joint solution to the National University of Singapore.\u201d<\/p>\n \u201cWith Sigasi\u2019s unique code analysis and type-time error reporting, working together with Plunify\u2019s secure and easy-to-use cloud simulation features, hardware developers get a much better design entry and simulation experience,\u201d said Harnhua Ng, Director of Engineering at Plunify.<\/p>\n About Plunify Pte.Ltd.<\/strong><\/p>\n Plunify\u00ae cloud computing solutions enable semiconductor chip designers to shorten product time-to-market and reduce development costs with no disruption to existing workflows. For more on Plunify\u2019s products, visit http<\/a>:\/\/<\/a>www<\/a>.<\/a>plunify<\/a>.<\/a>com<\/a>. Follow Plunify via Facebook<\/a>, Twitter<\/a> and Blogger<\/a>. Plunify and Plunify Cloud Compile are trademarks of Plunify Pte Ltd. All others are trademarks or registered trademarks of their respective owners.<\/p>\n About Sigasi nv<\/strong><\/p>\n Sigasi is a provides an intelligent editor for hardware design. The break-through feature of Sigasi\u2019s editor is type-time compile, with immediate feedback. Sigasi\u2019s products enable project-based editing. The editor is aware of all of the design files in the project, supporting features such as cross-file navigation, smart content assist and semantic highlighting. Learn more at http<\/a>:\/\/<\/a>www<\/a>.<\/a>sigasi<\/a>.<\/a>com<\/a>.<\/p>\n Media Contact:<\/strong><\/p>\n Harnhua NG Philippe Faes, [vc_row row_type=”row” stretch_row_type=”no” css=”.vc_custom_1484623020079{margin-top: 20px !important;}”][vc_column][vc_column_text css=”.vc_custom_1486601708212{padding-top: 50px !important;}”] Press Releases [\/vc_column_text][\/vc_column][\/vc_row][vc_row row_type=”row” stretch_row_type=”no”][vc_column][vc_column_text] Plunify and Sigasi announce joint solution for rapid, effective hardware design Department of Electrical Engineering at the National University of Singapore speeds up VHDL development with Cloud Compile\u2122 Singapore, November 1, 2011 \u2013 Plunify Pte Ltd, a provider of cloud […]<\/p>\n","protected":false},"author":6,"featured_media":0,"parent":0,"menu_order":0,"comment_status":"closed","ping_status":"closed","template":"template-page-full-width-vc.php","meta":{"_links_to":"","_links_to_target":""},"yoast_head":"\n
\nPlunify Pte Ltd
\nmedia@plunify.com<\/p>\n
\nCEO, Sigasi
\nphilippe.faes@sigasi.com[\/vc_column_text][\/vc_column][\/vc_row]<\/p>\n","protected":false},"excerpt":{"rendered":"