EN | 简体


Timing Closure

Analyzing critical paths, modifying a design and re-compiling are vital, iterative steps in getting a design to meet timing. Both the design engineer’s expertise and short build turnaround times are essential for solving problems.

InTime is an expert software built to tackle timing closure issues without the engineers having to change their code. It uses machine learning and analytics to analyze optimal combinations of design and tool settings, speeding up design closure efforts. Find out more.

Regression Testing

Hardware design teams need to see if an existing design works when different parameters are applied, for example different FPGA software tool versions or changes in adjacent non-FPGA modules.

Plunify helps design engineers set up and execute regression workflows to evaluate many different scenarios. These regressions enable engineers to quickly make informed decisions on possible design outcomes.

Using Plunify’s build comparison features, engineers can rapidly run and compare builds to effectively see how different changes affect their designs.

Case Study: Read more about how Plunify can be used effectively for regression testing

Design Space Exploration

In the initial stages of a design, hardware decisions have not been finalized, and design engineers may want to explore different device families, speed grades and IP modules parameters. The results of these evaluations affect how the product is tested and deployed eventually.

Plunify enables engineers to set up and run such experiments in parallel to gather data. The data from these exploratory builds is automatically summarized and organized to help engineers and engineering management make informed decisions.

Design Optimization

Reducing power, increasing maximum frequency, lowering area utilization are optimization goals that design engineers aim for after getting a design to work. Changes in timing may have effects on area or power so balancing tradeoffs while maximizing primary objectives is a priority.

Be it experimenting with different FPGA software tool options or varying the clock logic in RTL, Plunify helps design engineers define and run multiple builds in parallel before quickly compare build results to see which ones come closest to meeting performance targets.

Success Story: Read more about how CSIR successfully optimized their design

Resource Management

FPGA synthesis and place-and-route can take up significant amounts of compute resources, especially in iterative flows with long runtimes. Insufficient servers / licenses and packed job queues are IT factors that cause delays, which are exacerbated during periods of peak demand when everyone is trying to run builds.

Plunify helps design teams manage and scale compute demands, providing FPGA synthesis and place-and-route on a pay-as-you-use basis, alleviating concerns about IT over-investment and under-investment. As a result, CAD/IT departments will have less trouble forecasting server requirements and planning budgets for upcoming quarters.

Copyright 2017 Plunify Pte Ltd